A burst-mode clock and data recovery circuit with two symmetric quadrature VCO’s

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation

In this letter, a 1.25-Gb/s 0.18-μm CMOS half-rate burstmode clock and data recovery (CDR) circuit is presented. The CDR contains a fast-locking clock recovery circuit (CRC) using a realigned oscillation technique to recover the desired clock. To reduce the power dissipation, the CRC uses a two-stage ring structure and a current-reused concept to merge with an edge detector. The recovered clock...

متن کامل

1.25/2.5-Gb/s Dual Bit-Rate Burst-Mode Clock Recovery Circuit Using Gated-Oscillators

A burst-mode clock recovery circuit with a novel dual-mode structure is presented. It utilizes two gated-oscillators to align recovered clock edges to data. It can operate in double data-rate mode in which both rising and falling edges of recovered clock are used. To enable this, gated-oscillator reset-phase control scheme is introduced to switch the starting phase of gated-oscillator dynamical...

متن کامل

Burst-Mode Clock Recovery Circuit with a Novel Dual Bit-Rate Structure in 0.n1 8-m CMOS

A burst-mode clock recovery circuit with a novel dual bit-rate structure is presented. It utilizes two gatedII. GATED-OSCILLATOR BASED CLOCK RECOVERY oscillators to align clock with data edges and can operate in GOCRC (Gated-Oscillator based Clock Recovery half-rate clocking mode, doubling data throughput, as well as Circuit) was originally developed for magnetic drum data in full-rate clocking...

متن کامل

Design of High-speed Burst Mode Clock and Data Recovery IC for Passive Optical Network

Design of a high bit rate burst mode clock and data recovery (BMCDR) circuit for gigabit passive optical networks (GPON) is described. A top-down design flow is established and some of the key issues related to the behavioural level modeling are addressed in consideration for the complexity of the BMCDR integrated circuit (IC). Precise implementation of Simulink behavioural model accounting for...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEICE Electronics Express

سال: 2016

ISSN: 1349-2543

DOI: 10.1587/elex.13.20161086